Summary-The logical design described here is used in MINAC, of a recording head and one or more reading heads partially constructed at the California Institute of Technology, and following it (in the sense of drum rotation) in the same
(LANLEXAMPLEA (TRACK NO. and the ways in which these are used to perform com-Z- POSITION) plex calculations. The other2 discussed the useful range (FULL ADDRESS of applications of magnetic drum computers in general, (ORDER I~~~~~~~~~~~~~~~~~~~~~~~~POSITION) with particular reference to LGP-30. It is the purpose T (SECOND SECTOR y,NO POSITION) of the present paper to present in almost complete detail the logical design structure held in common by Fig. 1 -Signals derived from the timing tracks. MINAC and Their constructional techniques and methods of arithmetic manipulation are described Information which must be presented continuously only to the extenlt necessary to this purpose... over many digit periods is held in toggles (flip-flop circuits). Each of these can be set to one or the other of CONSTRUCTIONAL TECHNIQUES two stable states, designated 1 and 0, at the end of each The primary memory device of MINAC is a magnetic digit period. The logical design consists primarily of the drum. Information is held on the drum in three forms. specification of the circumstances under which each The bulk memory is held in 64 tracks, each served by toggle is set to 1 or to 0. If neither input is activated the one "head" which records data in it and can subsequent-toggle retains its prior setting during the next digit ly read the recorded data. The information recorded period. The logical design also specifies the digit rein each track consists of 64 words, each of 32 bits (binary corded in each circulating register in each digit period digits). A second type of memory of shorter access time and wvhether a digit is to be recorded in the bulk memory is provided by three circulating registers, each consistinlg and, if so, what digit and in which track.
The input and output of data are mediated by a ManuscriptPGEC, 1,  manu-Flexowriter, a punched paper tape controlled type-
The logical design is realized by a logical network, Table I . The arithmetic operations act upon signed held in the instruction register) is sought by a process (algebraic) numbers, represented in binary expansion similar to that of 61. In $4, which lasts for one word as described below.
period, the operation is executed, except for the prolonged operations, multiplication and division. For REQUIREMENTS FOR CONTINUOUS MWEMORY these the executionl extends into phases 5, 6, 7, and 8.
Several phases of the operationl of thle computer, each These extend the time for execution somewhat beyond terminlated at the end of a word period, are to be dis-the time for one drum revolution. tinguished: in phase 1 (abbreviated f1) the instruction Except in prolonged operations the phases are disnext to be obeyed is sought. This requires selecting the tinguished by two toggles, named F and G. Phases 5 to appropriate track and waiting for the desired word in 8 are distinguished from phases 1 to 4 by the use of a that track to appear. In 42 which occupies just one third toggle, H.
While an instruction or an operand word is being The "prodtuct" of two or more symbols indicates the read (or written) the appropriate track of the bulk simultaneous occurrence of the indicated settings. Thuis memory must be selected. Six toggles, named Pi, the symbol for 42, FGH, has the value 1 only if F=O P2, * * * , P6, perform this selection. They are set serially (hence F= 1) and G = 1 and H=O.
during phases 1 and 3, then remain unchanged during
The last digit period of a word period is marked by a the word period in which the track selection must be signal denoted by t, derived from the timing tracks. exercised.
Since each phase change occurs at the end of a word
In a similar fashion, the order must be continuously period, the symbol t is included as a factor in each of the in evidence during phases 4 to 8. Since 16= 2 orders are F and G setting equations. The 1lor more tion is set up on the P toggles by a process described
below. The remaining SiX bits of the address determine which word of the selected track is wanited, hence the At the end of z, P6 holds the first (least significant) digit time at which 4t should enid. The six digit periods in of the track number, P5 the second, etc. These settings which this sector number is presented by C are marked are retained for the remainder of that word period and, by a signal u derived from the timing tracks (cf. Fig. if that word period terminates phase 1 or 3, into the 1). Another timing track signal zv presents a particular succeeding phase 2 or 4. sequence of six digits for each of the 64 word periods of Ord Setting a drum revolution. In each word period it "announces" the sector number of the word period following imIn 42 the instruction is read from the main memory. mediately thereafter. To determine whether a word The digits presented by the main memory are denoted period of 4)1 is to be the last word period of that phase V. The instruction is set into the register R during 4)2 the digits announced by v are compared with the digits and recirculated there during the subsequent 43. This presented by C during the six digit periods marked u. is represented by the equation, Agreement in all six digits calls for termination of 41 R" = FGHV + FGHR +.
( 1.1) at the end of that word period. To detect this agreement toggle K is set to 1 at the end of each word period; Here R" denotes a digit being recorded in the instruc-K'-t (5 tion register. Similarly digits set into the accumulator K' =Ct;
(5) and counter are denoted A" and C". (They are not thereafter disagreement sets it back to 0. toggle inputs like the singly primed symbols.) The instruction also includes a four digit order which is set K' = FGHu(vC + vC) +.
(6.1) into the Q toggles in 43 in the same way as the track Thus findinig K in the state 1 at time t indicates that number is set ilnto the P toggles. The four digit periods agreement has been found, as was assumed in the dis-in which the order appears are marked by the signal x. cussion leading to (4.1). [It is to be noted that the in-Then put described by (5) Q2' = FGHxQi +; Q2' = FGHxQ1 + ; etc. (13) The Operand Search With a few exceptions, described below, these settings
In 03 a similar process is carried out, differing only in of the Q toggles are held without change until the next that the address of the word sought is carried in the occurrence of a 4)3. instruction register, which presents the digits R, rather A umlt Input than in the counter. The two search processes are thus described by (5) and (6.2).
The execution of orders in 44 is chiefly conceriied with the behavior of the accumulator. It recirculates its con-K' = GHu(vr + vr) +, (6.2) tent without change in the first three phases; and also where r is C during 4)1 and R in 43.
in 4)4 oIn orders U, T, H, Y, R, P, and Z. As may be verified by use of Table I , these orders are collectively r FC + FR.
(7.1) described by:
Track Selection Q1Q3Q4 + Q2(Q3 + Q4) occurs for U, T, H, Y, R, P, Z.
Like the time of enitry to phases 2 and 4, the track to be selected is indicated by the address circulating in C during 4)1, or R during 44. In either case it is indi-A" = AH[F + G + Q1Q3Q4 + Q2(Q3 + Q4)] + * (14) cated by the digits r defilned above. The six digit periods For the remaining orders the input to A in 44 is as of each word period during which the track number part follows: on order B, A is set to V; on order E to the of an address is presented by C or R are marked bv the p I product A V. Together these may be described as signal z. During z in phases 1 and 3 the track number r Q2Q3Q4(Ql+A)V On orders A and S, described by is set into the toggles Pi, P2, . , P6. For this purpose QIQ2Q3Q the output of the add-subtract mechrnism, here these six toggles are connected as a shifting register; the QbQrQviathe output no thea actumecanism,hrere can abbreviated b, iS set into the accumulator. On orders digits r are inserted into Pi and passed down the chan M N, and D the accumulator content is recirculated to P2 etc. The digit periods in which this setting takesr' '~~~~~~~~~~~~unchangedin 4)4 except, for reasons described below, place are denoted~~~~~f or the omission of the sign digit (at time t). This input p-=GHz +.
(8.1) to the accumulator is described by Q?lQ2(Q3+Q4)At.
. .~~~~In the Input process four digits have (prior to 4)4) been Durngths imePiisse toth dgi r read from the Flexowriter tape and set into the toggles, P'= pr +;
Pi' = pr +, (9.1) P1, P2, P3, P4. In 4)4 the accumulator content is recircu-. .~~~~~~~~lated through these four toggles; P1 following A, P2 P2 is set to the digit Pi, etc.
following Pi, etc., and A" following P4. This contributes P'= PP2 +; P2' = pPP +, etc.
(10) a term QiQ2QiQ4P4 to A". To induce the motion of L' = ijt, (20.1) C"'=FGHQiQQQ4R+FGH(Ql+Qi±Qi+Q4)C+ (18) L' = ij+1. 
Q'= QiQiQi(A + Rzo)t +,Z The multiplicand sign is needed throughout the even storage capacity for the successive partial products the word periods. It is therefore picked up by toggle P5 at accumulator is extended to slightly over twice its normal the end of 454 and held through phases 5 to 7.
length by the use of a second reading head. The digits = FGHIV ± P5' = FGHtV + (40) presented by this seconid head are denoted by A*. A digit, A", recorded in the accumulator is presented by In phases 5 to 7 the accumulator records the sum (or A* in the 65th following digit period, that is after a difference), b, except for the digits appearing at time t delay of one digit period more than two word periods, of even word periods. These are suppressed to prevent Thus information rerecorded from A* appears every their precessing into the odd word periods. Thus other word period but precessing by a one digit period growing partial product. The partial product is initially in 45 a subtraction is performed, thereafter additions.
of one word length and progressively grows to about two word length. As each digit of the multiplier is used it is s F on HQ3. dropped from recirculation, hence the storage requireIn the routine part of the multiplication, performed ment of the multiplier concurrenitly drops from one in 46, the inputs to the adder are A* and R extended word length to zero.
by repetition of its sign digit, P6, during the even word
In each pair of word periods of 46 the multiplicand, period and contingent on the presence of a 1 as multirecirculating in the instruction register, is or is not added plier digit, P6. This is expressed by, to the partial product held in the accumulator as a = A*; = corresponding digit of the multiplier is 1 or 0. Most of i + PiP5)Po on FGHQ3.
the digits of the partial product are presenited by A* In )5, in which a subtractioni is done, these iiiputs are during the "odd" word periocls, marked by Pi, some slightly modified. The factor, P6, in the seconid term of however have precessed into the succeedinig "even" word j is omitted. This has the effect of subtracting the reperiod. For this reason the padition process is extelded peated digit, P5, inl the even word period even if the to two word periods. A precaution, descritbed below, multiplier is positive. That is equivalent to depositing is taken to prevent falsification of the circulating digits the digit P5 in the small gap separating the growing parof the multiplier. The multiplicand is presented by R tial product from the multiplier digits. If the multionly to one w^ord period length. It is extenlded to two plicanid is negative, P5 = 1, the 1-digit so deposited serves word period length by repetition of its sign d (t) digit in to guard the multiplier digits from erosion in the later all digit periods of the second (even) word period, additive steps and does no harm to the growing product.
In the process of addition or subtraction in 4)4 as Thus for 4)5 the inputs are, described above an exception to the normal behavior of toggle L is made for the t digit period. The divisor is picked up in 04 and held thereafter in in the progressive reduction of remainders, except that the instruction register, as described above. Its sign is qo corresponds to two successive opposite corrections held by P5 as described by (40). The sign of the dividend applied to the dividend and first remainder which, is held through 45 by P6 as described by (39). Subse-since 4)8 has been reached without interrupting blockage, quently the sign of each remainder is set into P6 and may be presumed to have been of opposite sign. Taking held for two word periods. A new remainder is formed account of the doubling of the remainder at each step and recorded inl each odd word period. It is, however, it can be seen that the dividend has been brought apconvenient to pick up its sign in P6 at the end of each proximately to zero by the subtraction of the divisor even word period, at which time it is presented by A. multiplied by the following number: 
ITnput
On orders Y an-d R recording is doine only during the The Input process takes place for the most part with part of a word period, s, occupied by the address of an the computer in its blocked state. The action of the instruction. Thus
Flexowriter on reading a tape symbol sets the Input f _ FGQ1Q2Q3s + (50) code in the Q toggles and the digits to be inserted in the P toggles. The computer is then set into 43, from which The digits to be recorded will be denoted V". On orders it proceeds to the execution of the Input "order" and H, C, and Y they are the digits presented by the ac-theni enters a blocked 44 to await another tape symbol.
cumulator, A special tape symbol releases the computer from the V"= (Ql + Q4)A + (51) blocked state to permit it to digest and dispose of the digits set into the accumulator under the control of an On the order Return the address to be recorded is the input routine. second address following that of the memory location in which the R instruction was found. (The memory The Complete Logical Equations location immediately after that holding the R order is To complete the description of the logical design needed for a U order which takes control to the "sub-there remains only the assembly of the partial equations routinie" from which it is later returned as a result of given above. The assembled equations are shown in the R order.) Sinice the counter content has already 
